


# CDCTL-BX Data Manual



## Contents

<b>1</b>	<b>Overview</b>	<b>3</b>
<b>2</b>	<b>CDBUS Protocol</b>	<b>3</b>
2.1	Arbitration Mode (CDBUS-A) . . . . .	3
2.2	Break Sync Mode (CDBUS-BS) . . . . .	4
<b>3</b>	<b>CDBUS IP Core</b>	<b>4</b>
3.1	Block Diagram . . . . .	5
<b>4</b>	<b>CDCTL-B1</b>	<b>6</b>
4.1	External Reference Circuit . . . . .	6
4.2	Pin Definition . . . . .	6
4.3	Mechanical Specifications . . . . .	7
4.4	Absolute Maximum Ratings . . . . .	7
4.5	Recommended Operating Conditions . . . . .	7
4.6	DC Electrical Characteristics . . . . .	7
4.7	Timing Specifications . . . . .	8
<b>5</b>	<b>Register Reference</b>	<b>8</b>
5.1	SETTING: . . . . .	8
5.2	FILTERS: . . . . .	9
5.3	DIV_XX_X: . . . . .	9
5.4	INT_FLAG: . . . . .	9
5.5	RX_CTRL: . . . . .	9

5.6	TX_CTRL: . . . . .	9
5.7	RX_PAGE_FLAG: . . . . .	10
<b>6</b>	<b>Peripheral Interface</b>	<b>10</b>
6.1	SPI . . . . .	10
6.2	I <sup>2</sup> C . . . . .	11
<b>7</b>	<b>Operate Demonstration</b>	<b>11</b>
7.1	Init . . . . .	11
7.2	TX . . . . .	12
7.3	RX . . . . .	12
<b>8</b>	<b>Copyright Statement</b>	<b>13</b>
<b>9</b>	<b>Contact Information</b>	<b>13</b>
<b>10</b>	<b>Change History</b>	<b>13</b>

## 1 Overview

- CDCTL-BX is a CDBUS IP core based controller that provides I<sup>2</sup>C and SPI peripheral interfaces.
- The CDBUS IP Core is an open source implementation of the CDBUS Protocol.
- The CDBUS Protocol is a protocol for Asynchronous Serial Communication.

## 2 CDBUS Protocol

CDBUS is a protocol for Asynchronous Serial Communication, it has a 3-byte header: [src\_addr, dst\_addr, data\_len], then user data, and finally 2 bytes of checksum.


It's suitable for one-to-one communication, e.g. UART or RS232. In this case, the address for each side are usually carefully selected and fixed, e.g: [0x55, 0xaa, data\_len, ...], and the backward is: [0xaa, 0x55, data\_len, ...].

The CDBUS protocol is more valuable for bus communication, e.g. RS485 or Single Line UART. In this case:


### 2.1 Arbitration Mode (CDBUS-A)

- It introduces an arbitration mechanism that automatically avoids conflicts like the CAN bus.
- Support dual baud rate, provide high speed communication, maximum rate ≥ 10 Mbps.
- Supports unicast, multicast and broadcast.
- Max payload data size is 253 byte.
- Hardware packing, unpacking, verification and filtering, save your time and CPU usage.
- Backward compatible with traditional RS485 hardware. (still retains arbitration function)

The protocol example timing, include only one byte user data:  
(How long to enter idle and how long to allow sending can be set.)



Arbitration example:




## 2.2 Break Sync Mode (CDBUS-BS)

In CDBUS-A mode, if the low-speed part takes a lot of time, it will be a communication efficiency bottleneck.

In this case, single-rate peer-to-peer bus communication can be implemented by CDBUS-BS mode:

- Configure different TX\_PERMIT\_LEN parameters for each node, and the difference should be sufficient to avoid conflicts.
- If any node has pending tx frame before TX-permit point, then start sent at the TX-permit point.
- Or wait for the idle time to exceed the MAX\_IDLE\_LEN, then send a break character to bring the bus out of idle mode.




The CDBUS-BS mode is suitable for high-speed applications with few nodes and is also suitable for software implementation.

## 3 CDBUS IP Core


Source code and more details: [https://github.com/dukelec/cdbus\\_ip](https://github.com/dukelec/cdbus_ip)

### 3.1 Block Diagram



## 4 CDCTL-B1


### 4.1 External Reference Circuit



### 4.2 Pin Definition

No	Name	I/O	Internal Pull	Description
1	TX_EN	O	Down (10 kOhm)	Transmit enable pin to RS485 PHY
2	TX	O	-	Transmit pin to RS485 PHY
3	RX	I	-	Receive pin from RS485 PHY
4, 6	I2C_ADDR	I	Up (40 kOhm)	Set I <sup>2</sup> C address
5, 7, 15	RESERVED			Left empty
8	VCC			Supply voltage
9	GND			Ground
10	RST_N	I	Up (10 kOhm)	Reset pin, $\geq 200$ ns low pulse width required to reset (optional, but reset is required when the power supply ramp rate is not guaranteed)
11	SS	I	Up (40 kOhm)	SPI chip select
12	SCK/SCL	I	-	SPI/I <sup>2</sup> C clock
13	SDI	I	-	SPI MOSI
14	SDO/SDA	I/IO	-	SPI MISO / I <sup>2</sup> C SDA
16	INT_N	O	-	Interrupt pin, open-drain output

### 4.3 Mechanical Specifications



### 4.4 Absolute Maximum Ratings

Parameter	Min.	Max.
Supply Voltage VCC	-0.5 V	3.60 V
Storage Temperature (Ambient)	-55 °C	150 °C
Junction Temperature (T <sub>j</sub> )	-	125 °C

### 4.5 Recommended Operating Conditions

Parameter	Min.	Max.
Supply Voltage VCC	3.14 V	3.46 V
Junction Temperature Operation	-40 °C	85 °C
Power supply ramp rate	0.6 V/ms	10 V/ms

### 4.6 DC Electrical Characteristics

Parameter	Min.	Typ.	Max.
V <sub>IL</sub>	-0.3 V	-	0.8 V
V <sub>IH</sub>	2.0 V	-	VCC + 0.2 V
V <sub>OL</sub>	0.2 V	-	0.4 V
V <sub>OH</sub>	VCC - 0.4 V	-	VCC - 0.2 V
I <sub>OL</sub>	-	-	8 mA
I <sub>OH</sub>	-	-	-8 mA
Input or I/O Leakage	-	-	+/-10 uA
I/O Capacitance (25°C, 1.0 MHz)	-	6 pF	-
Power Consumption	-	-	15 mW
V <sub>PORUP</sub> (Power-On-Reset threshold)	0.7 V	-	1.6 V
V <sub>PORDN</sub>	-	-	1.6 V

## 4.7 Timing Specifications

Symbol	Parameter	Freq.
F <sub>SYS</sub>	System clock frequency	40 MHz

Symbol	Parameter	Min.	Max.
F <sub>SCK</sub>	SPI clock frequency	-	20 MHz
F <sub>SCL</sub>	I <sup>2</sup> C clock frequency	-	3 MHz
-	Baud rate	610 bps	10 Mbps

## 5 Register Reference

Register Name	Addr[7:0]	Access	Default	Description
VERSION	0x00	RD	0x0a	Hardware version
SETTING	0x02	RD/WR	0x10	Configs
IDLE_WAIT_LEN	0x04	RD/WR	0x0a	How long to enter idle
TX_PERMIT_LEN_L	0x05	RD/WR	0x14	How long to allow sending
TX_PERMIT_LEN_H	0x06	RD/WR	0x00	(10-bit width)
MAX_IDLE_LEN_L	0x07	RD/WR	0xc8	Max idle for BS mode
MAX_IDLE_LEN_H	0x08	RD/WR	0x00	(10-bit width)
TX_PRE_LEN	0x09	RD/WR	0x01	Active TX_EN before TX (2-bit width)
FILTER	0x0b	RD/WR	0xff	Set to local address
DIV_LS_L	0x0c	RD/WR	0x5a	Low-speed rate setting
DIV_LS_H	0x0d	RD/WR	0x01	
DIV_HS_L	0x0e	RD/WR	0x5a	High-speed rate setting
DIV_HS_H	0x0f	RD/WR	0x01	
INT_FLAG	0x10	RD	n/a	Status
INT_MASK	0x11	RD/WR	0x00	Interrupt mask
RX	0x14	RD	n/a	Read RX page
TX	0x15	WR	n/a	Write TX page
RX_CTRL	0x16	WR	n/a	RX control
TX_CTRL	0x17	WR	n/a	TX control
RX_ADDR	0x18	RD/WR	0x00	RX page read pointer
RX_PAGE_FLAG	0x19	RD	n/a	RX page flag
FILTER1	0x1a	RD/WR	0xff	Multicast filter1
FILTER2	0x1b	RD/WR	0xff	Multicast filter2

### 5.1 SETTING:

FIELD	DESCRIPTION
[0]	Enable push-pull output for tx and tx_en pin
[1]	Invert tx output
[2]	CRC maintained by user
[3]	Save broken frame
[4]	Enable arbitration
[5]	Break Sync mode
[6]	Full duplex mode



[4]	[5]	[6]	DESCRIPTION
1	0	0	CDBUS-A mode (default)
0	1	0	CDBUS-BS mode
0	0	1	Full-duplex mode
0	0	0	Traditional half-duplex mode

## 5.2 FILTERS:

Match from top to bottom:

SRC_ADDR	DST_ADDR	FILTER	FILTERn	Receive or drop	Remarks
not care	not care	255	not care	Receive	Promiscuous mode
= FILTER	not care	!= 255	not care	Drop	Avoid loopback
!= FILTER	255	not care	not care	Receive	Broadcast
!= FILTER	!= 255	not care	any = DST_ADDR	Receive	Multicast
!= FILTER	!= 255	= DST_ADDR	not care	Receive	Unicast
not care	!= 255	!= DST_ADDR	all != DST_ADDR	Drop	

The default value 0xff of FILTERn means not enabled.

## 5.3 DIV\_xx\_x:

Baud rate divider value:

$$\text{DIV\_xx}[15:0] = \text{sys\_freq} \div \text{baud\_rate} - 1$$

## 5.4 INT\_FLAG:

FIELD	DESCRIPTION
[0]	1: Bus in IDLE mode
[1]	1: RX page ready for read
[2]	1: Receive break character
[3]	1: RX lost: no empty page for RX
[4]	1: RX error: frame broken
[5]	1: TX page released by hardware
[6]	1: TX collision detected
[7]	1: TX error: tx is 0, but rx is 1

## 5.5 RX\_CTRL:

FIELD	DESCRIPTION
[0]	Reset RX page read pointer
[1]	Switch RX page
[2]	Clear RX lost flag
[3]	Clear RX error flag
[4]	Reset RX block
[5]	Clear RX break flag

## 5.6 TX\_CTRL:

FIELD	DESCRIPTION
[0]	Reset TX page write pointer
[1]	Switch TX page
[2]	Clear TX collision flag
[3]	Clear TX error flag
[4]	Abort TX
[5]	Send break character (for full-duplex and traditional mode)

### 5.7 RX\_PAGE\_FLAG:

Value zero indicate the frame in current RX page is correct;  
 Non-zero indicate the pointer of last received byte of the disturbed frame, include CRC.

## 6 Peripheral Interface

Burst read and write are useful for accessing REG\_RX and REG\_TX.


### 6.1 SPI

Read or write depend by bit  $W/\overline{R}$ :


- 0: Read
- 1: Write

FIELD	DESCRIPTION
Ax	Register address
Wx	Write data, don't care in read mode
Rx	Read data, don't care in write mode
X	Don't care

Read or write single byte:




Burst read or write:



## 6.2 I<sup>2</sup>C


FIELD	DESCRIPTION
DAx	I <sup>2</sup> C device address, DA0 & 1 set by I2C_ADDR_x pins
Ax	Register address
Wx	Write data
Rx	Read data
X	Don't care
D	ACK by device
H	ACK by host
N	Host don't ACK after read last byte

### Write:




### Read:

Write register address first, then read back:



Burst read back:



## 7 Operate Demonstration

### 7.1 Init

```
// enable OUTPUT
cd_write(REG_SETTING, BIT_SETTING_ARBITRATION | BIT_SETTING_TX_PUSH_PULL);

cd_write(REG_FILTER, 0x0c); // set FILTER

// set baudrates
cd_write(REG_DIV_LS_L, 39); // 1 Mbps
cd_write(REG_DIV_LS_H, 0);
cd_write(REG_DIV_HS_L, 3); // 10 Mbps
cd_write(REG_DIV_HS_H, 0);

cd_write(REG_RX_CTRL, BIT_RX_RST); // clean RX buffer

// enable interrupts (optional)
```

```
// cd_write(REG_INT_MASK, BIT_FLAG_TX_ERROR | BIT_FLAG_RX_ERROR \  
| BIT_FLAG_RX_ERROR | BIT_FLAG_RX_PENDING);
```

## 7.2 TX

```
header_buf[0] = 0x0c; // SRC_ADDR  
header_buf[1] = 0x0d; // DST_ADDR  
header_buf[2] = 12; // DATA_LEN  
  
cd_write_chunk(REG_TX, header_buf, 3); // Write HEADER  
cd_write_chunk(REG_TX, data_buf, header_buf[2]); // Write DATA, do not need to write CRC  
  
// Make sure we can successfully switch to the next page  
while (!(cd_read(REG_INT_FLAG) & BIT_FLAG_TX_BUF_CLEAN));  
  
// Trigger send by switching TX page  
cd_write(REG_TX_CTRL, BIT_TX_START | BIT_TX_RST_POINTER);
```

## 7.3 RX

```
while (!(cd_read(REG_INT_FLAG) & BIT_FLAG_RX_PENDING));  
  
cd_read_chunk(REG_RX, header_buf, 3); // Read HEADER  
cd_read_chunk(REG_RX, data_buf, header_buf[2]); // Read DATA  
  
// Finish read by switching RX page  
cd_write(REG_RX_CTRL, BIT_RX_CLR_PENDING | BIT_RX_RST_POINTER);
```

## 8 Copyright Statement

The CDBUS protocol is royalty-free for everyone except chip manufacturers.  
Copyright (c) 2017 DUKELEC, All rights reserved.

## 9 Contact Information

- Sales and customer support: [sales@dukelec.com](mailto:sales@dukelec.com)
- Technical support: [support@dukelec.com](mailto:support@dukelec.com)
- Business corporation: [info@dukelec.com](mailto:info@dukelec.com)
- Website: <http://dukelec.com>

## 10 Change History

- 20181206 (v10):
  - Add CDBUS-BS mode;
  - SPI and I<sup>2</sup>C are no longer supported at the same time;
  - Cancel the limit of consecutive retransmissions.
- 20180828 (v7): Add multicast support.
- 20180615 (v6): Add full-duplex mode.
- 20180603 (v5): Failed to send continuous conflict increased from 4 times to 16 times.
- 20180406: Add description for the RST\_N pin: reset is required when the power supply ramp rate is not guaranteed.
- 20180314 (v4): Add tx\_abort, and now it's safe to dynamically modify idle\_wait\_len and tx\_wait\_len.